Choose timezone
Your profile timezone:
EIC-related Generic R&D Proposal Review Meeting Day 1
→
US/Eastern
TED 2561 A/B for on-site committee members only (all others by Zoom)
TED 2561 A/B for on-site committee members only
all others by Zoom
David Mack
(JLab)
Description
Zoom address: https://jlab-org.zoomgov.com/j/1609769043
-
-
7:00 AM
Executive Session 1a
-
1
BeAGLE, a tool to refine IR and detector requirements for the EIC (15+10)
Proposal #4 (presentation 1 of 3 in the category: Software supporting electronics/detector design or physics program)
Speaker: M.D. Baker (MDBPADS LLC) -
2
Refined Methods for Transfer Matrix Reconstruction Using Beamline Silicon Detectors for Exclusive Processes at the EIC (15+10)
Proposal #7 (presentation 2 of 3 in the category: Software supporting electronics/detector design or physics program)
Speaker: A. Jentsch (BNL) -
8:35 AM
Break
-
3
Combined design of a projective tracker and PID system for the EIC Detector-1 with the assistance of Artificial Intelligence (15+10)
Proposal #27 (presentation 3 of 3 in the category: Software supporting electronics/detector design or physics program)
Speaker: C. Fanelli (W&M) -
4
Simplified LGAD structure with fine pixelation (15+10)
Proposal #24 (presentation 1 of 5 in the category: Silicon detectors)
Speaker: G. Giacomini (BNL) -
9:35 AM
Break/Executive Session 1b
-
5
Silicon Consortium: Embedded Monolithic Active Pixel Sensor R&D (15+10)
Section 1 of Proposal #26 (presentation 2 of 5 in the category: Silicon detectors)
Speaker: N. Apadula (LBNL) -
6
Silicon Consortium: Aluminum Flexible Circuit Manufacturing Capability (5+5), and Ultra-fast Timing Monolithic Active Pixel Sensors (15+10)
Sections 2 and 4 of Proposal #26 (presentations 3&4 of 5 in the category: Silicon detectors)
Speaker: Yuan Mei (LBNL) -
11:20 AM
Break
-
7
Silicon Consortium: Functional Verification Model of EIC Tracking and Vertexing Detectors R&D (15+10)
Section 3 of Proposal #26 (presentation 5 of 5 in the category: Silicon detectors)
Speaker: G. Deptuch (BNL) -
8
A new radiation tolerant low power Phase-Locked Loop IP block in a 65 nm technology for precision clocking in the EIC frontend electronics (15+10)
Proposal #6 (presentation 1 of 3 in the category: Front end electronics)
Speaker: D. Neyret (IRFU, CEA Saclay) -
12:20 PM
Break/Executive Session 1c/Lunch
-
9
Development of a Generic, Low-power and Multi-channel Frontend Readout ASIC for Precision Timing Measurements at EIC (15+10)
Proposal #11 (presentation 2 of 3 in the category: Front end electronics)
Speaker: A. Apresyan (FNAL) -
10
Machine Learning for Detection of Low-Energy Photons in the EIC ZDC (15+10)
Proposal #17 (presentation 1 of 5 in the category: Calorimetry)
Speaker: L. Wood (PNNL) -
2:05 PM
Break
-
11
Injection Molding of Large Plastic Scintillator Tiles at Optical Quality (15+10)
Proposal #22 (presentation 2 of 5 in the category: Calorimetry)
Speaker: O. Hartbrich (ORNL) -
12
Imaging Calorimetry for the Electron-Ion Collider (15+10)
Proposal #25 (presentation 3 of 5 in the category: Calorimetry)
Speaker: M. Zurek (ANL) -
3:05 PM
Break/Executive Session 1d
-
7:00 AM
