





#### Aluminium Flexible PCB (cable)

### Fast timing (<10ps, <10µm) MAPS layer

Yuan Mei Berkeley Lab





Radiation length:

$$X_{0 Cu} \sim 1.4 cm$$
  
 $X_{0 Al} \sim 8.9 cm$  factor 6

CERN Kharkiv Institute

Explore companies: Hughes Circuit Inc. (CA) Qflex Inc. (CA)



#### ALICE ITS2, sPHENIX MVTX

Omni Circuit Boards Ltd. (BC, Canada)







https://www.omnicircuitboards.com/



### Aluminium PCB example





2 layer

Finished PCB Thickness: .025"

Finish: Aluminium Hard Gold: No Laminate: FR4 Ext Cu/Plated Cu: Oz/Sq ft Solder Mask: Top Green

Silkscreen: Top White

Holes per Board: 3 Plated Slots: 0 Unplated Slots: 0 Min Trace: 0.008" Min Space: 0.007"

Min Hole: 0.118" Max Plated Hole: 0.118" Route: Single Aluminium Plate: No Internal Build AI: SK-LM-MT5305u40-6Xf2116MR-ccU9

NRC (tooling) cost: \$210.00

10 boards @ \$109.00 per board

Kapton (Polyimide) is available (P96/P26 from Isola)





Aluminum conductors for existing vertexing instruments came from: CERN Kharkiv Institute

Commercial sector is developing closely related capabilities driven by applications in Quantum Computing and other interests; explore possibility to commercially manufacture flex PCB for EIC tracking / vertexing subsystem and reduce risk(s),

Request: 15 k\$ in seed funds (12.5k\$ material + 2.5k\$ travel)

Deliverables: manufacturability & accurate cost estimate at scale





Hadronization of charm-quarks is a driving motivation for vertexing and time-of-flight (TOF) capabilities,

Integration of both capabilities in a single subsystem will reduce material, can improve performance, and will provide technological complementarity to the current EIC concepts.





For example, 10ps TOF at 0.1m will improve the statistical significance of  $\Lambda_{2}$  baryon by factor 2-3; this is considerably more compact than the 25ps at 0.5m AC-LGAD reference with similar capability.

Ζ

# Add ~10ps timing resolution to pixel (2018 proposal)

NSD NUCLEAR SCIENCE DIVISION

- Keep all nice features of MAPS (10µm spatial resolution)
  - Low radiation length, good radiation hardness
  - Commercial CMOS manufacturing process
- ~10ps timing: on the verge of possibility
  - Existing fast-timing circuitry implemented in CMOS
  - Existing fast-timing charge/light sensor in CMOS
- Ref: SPAD array 3D imaging sensor





Central n-wel

Anode

Central n-well

Cathode





#### Sub-10 ps Minimum Ionizing Particle Detection with Geiger-Mode APDs

Francesco Gramuglia,<sup>1,\*</sup> Emanuele Ripiccini,<sup>1,\*</sup> Carlo Alberto Fenoglio,<sup>1</sup> Ming-Lo Wu,<sup>1</sup> Lorenzo Paolozzi,<sup>2,3</sup> Claudio Bruschini,<sup>1</sup> and Edoardo Charbon<sup>1</sup> <sup>1</sup>École polytechnique fédérale de Lausanne (EPFL) <sup>2</sup>University of Geneva <sup>3</sup>CERN (Dated: November 22, 2021)









## Avalanche Diode (distributed)



















Avalanche Diode in CMOS





- What is the physics case for an ultra-fast MAPS beyond the existing RICH and LGAD technology?
- What is the effective fill factor of the SPAD array how closely can they be packed?
  - □ A large array of tiny SPADs with sub-charge cloud size spacing. The first one gets charge fires.
- Dark noise control do they have to be cooled? How much material and power would this use?
  - To be explored. Split SPADs onto many separate delay lines allow coincidence and dark count rejection.
- Charge sharing how would multiply hit SPADs affect the transmission line scheme?
  - □ Split SPADs onto interleaved delay lines.
- Regarding the TDC: A low power, psec TDC is very difficult to design, hence will probably dominate the power.
  Will the power consumption become problematic when a realistic TDC is considered?
  - TDCs should dominate power. TDCs are placed at the edge of the chip, which allow concentrated cooling. Many good designs have been demonstrated.