

#### Simulation and instrumentation for the Roman Pot in the future Electron-Ion Collider

Wang Pu-Kai 2nd year PHD student of IJCLAB

Carlos Munoz Camacho supervisor



## **Exclusive process in future EIC**

The first data taking

will be in 2030

- The Generalized Parton Distribution (GPD) framework is a recent approach to understand the nucleon structure in further detail. It can also be used to study the spin structure of the proton.
- Deep Virtual Compton Scattering (DVCS) is a exclusive process that can provide access to the GPDs of the proton e<sup>-</sup> + p -> e<sup>-</sup> + γ + p
- A new electron ring will be added to Relativistic Heavy Ion Collider (RHIC) and the requirements:
  - highly polarized e- beam(~70%) and proton beam(~70%)
  - ion beam from deuteron to gold, lead or uranium
  - high luminosity: 10<sup>33</sup>~10<sup>34</sup> cm<sup>-2</sup>s<sup>-1</sup>
  - e<sup>-</sup>+proton center of mass energy up to 140 GeV



AGS

# **Exclusive process in future EIC**

• In the DVCS process,  $e^2 + p \rightarrow e^2 + \gamma + p$ 

- most scattered e- and photons go to the lepton Endcap and some toward the barrel detector.

- The recoil protons go to the far-forward region and will be detected by the Roman Pots



#### **Roman Pots in EIC**

- 2 stations and 4 layers silicon detector to detect the recoiled DVCS proton/ion
- Use AC-LGAD to perform the precised 4D measurements and high speed readout

Sensor

size

500 µm

3.2 x 2 = 6.4

power

consumption

 $(W/cm^2)$ 

1.07

3.2 x

N

0

• Use 1TDC(Time Digital Converter) + 1ADC(Analog Digital Converter)

N channels

per ASIC

1024

 $3.2 \times 4 = 12.8$ 

cm

**Top Layer with Modules** 

• Around 0.5 million channels in total are required

timing

resolution

requirement

30-40ns

3.2 X

position

resolution

requirement

100µm



## AC Low Gain Avalanche Diode

- AC-LGAD is adapted from LGAD, which is used in HGTD in ATLAS
- AC-LGAD features:
  - AC couple signal
  - 100% fill factor(no dead region)
  - fast timing information as LGAD
  - signal sharing between nearby pads

to improve position resolution (Barycenter)





The schematic DC-LGAD



#### **Readout chip of AC-LGAD**

- Now, we use well developed ALTIROC to study the property of AC-LGAD , which use 2 TDCs to measure signal
  - TOA (Time of Arrival)
  - TOT (Time over threshold)
- 2 different types of pre-amplifiers are implemented in the ASIC:
  - TZ (Transimpedance preamp), better in TOT measurements
  - VPA (Voltage preamp)
- Future EICROC will use 1TDC+1ADC, since ADC can perform more precise charge measurements
- The first version of **EICROC** would be available in Sept.



# TDC performance study

- time resolution electronic: TDC resolution + jitter + time walk
- Jitter: the noise is summed to the signal, causing amplitude variations
- Time walk: under given threshold, different scale of signal would have different time of arrival



## **AC-LGAD simulation study**

- The purpose is to know the optimal ADC resolution(8, 10, 12 bit) for the AC-LGAD readout
- Simulate different resistivity value of n<sup>+</sup> layer, from 0.1k 10k  $\Omega$
- Simulate different inject charge -> saturation happen as limited dynamic range
- Simulate different inject position between two given channels, then using barycenter to reconstruct the inject position and calculate the position resolution.



# Simulation of signal sharing among neighboring pixels

- Smear the charge deposition with landau distribution
- Implement the ADC algorithm, noise, threshold...etc
- We can reconstruct the injected position within 4% of the pixel size



Pos Reso  $\sigma_x$  @ N-bit and different Resister

No significant  $\sigma_x$  difference between ADC-8 & 10 bit And Due to the low power consumption and small size, **ADC-8bit is chosen** 

# Sharing determination of AC-LGAD by charge injection



#### Sharing determination of AC-LGAD by beta source

2

6

24 share to 18 and 19

NC

21



Ch.24 -> 19 - Ch.24 -> 18

#### Sharing from Ch.24 to 18, 19

60

50

40

30

20

10

20

40



Beam hole for Sr-90 [37MBg]

- The Beta source is placed right above sensor, 5~10 cm away.
- High voltage is -170V

- The whole setup put in black box





#### Summary

- EICROC design and the test are in the progress
- The ADC-8bit will be adapted based on the chip position resolution study
- The sharing of AC-LGAD is determined by both charge injection(~15%) and beta source(~30%).

Outlook:

• Using laser the quantify the sharing of AC-LGAD sensors. Laser can offer desired charge injection and position