

Validation of the new hardware trigger processor at NA62 experiment

Cristian Rossi

(INFN Roma – APE Parallel and Distributed Computing Lab)

and

R. Ammendola¹, A. Biagioni², P. Cretaro², O. Frezza², A. Lonardo², F. Lo Cicero²,
R. Piandani³, J. Pinzino⁴, F. Simula², M. Turisini², now with ⁵, P. Vicini²

¹ INFN Roma² (Italy), ² INFN Roma (Italy), ³ Univ. Autonoma de San Luis Potosi (Mexico), ⁴ INFN Pisa (Italy), ⁵ Cineca (Italy)

26th International Conference on Computing in High Energy & Nuclear Physics
CHEP 2023
Norfolk – 11th May 2023




NA62 Experiment

- Fixed target experiment located in the North Area of CERN dedicated to the study of charged kaon decays.
- Measurement of $BR(K^+ \rightarrow \pi^+ \nu \bar{\nu})$, through decay-in-flight technique.
- Last result (from 2016-2018 data) at 68% CL

$$BR(K^+ \rightarrow \pi^+ \nu \bar{\nu}) = (10.6_{-3.4}^{+4.0}|_{stat} \pm 0.9_{syst}) \times 10^{-11}$$

- Nominal beam rate: **750 MHz**
 - ➔ K^+ rate: 45 MHz
 - ➔ ~ 5 MHz K^+ decays in fiducial volume




Multi-level trigger



- Level-0 (**LOTP**, Level 0 Trigger Processor) HW trigger on FPGA (input 10 MHz-> output 1MHz)
- Level-1/2 software trigger running in DAQ farm (1MHz → 100kHz)

DAQ


- Data bursts are ~6s long
- Some detectors primitives (generated from TEL62 readout boards) are sent to LOTP over 1GbE UDP channels
- LOTP generates trigger with max latency of 1ms
- 40 MHz synchronous operation



LOTP (2015-2022) → LOTP+ (2023-...)



- NA62 LOTP system suffered the shortcomings due to the **10 years old technology** of the adopted platform
 - Adopted Terasic DE4 board were nearly obsolete
- Migrate the system in order to follow the increases in the experiment luminosity
 - LOTP Altera Stratix IV GX FPGA resources barely enough to support full intensity, no way to scale to **x4 in intensity** with this platform
- Need to exploit **higher performances** (clock frequency, memory, high speed serial links) and **new design flow** (high level synthesis) introduced with recent FPGAs.



Xilinx Virtex UltraScale+ FPGA VCU118 Evaluation Kit

Featured Xilinx Devices

Featuring the VCU118 XCVU9P-L2FLGA2104E FPGA

System Logic Cells (K)	2,586
DSP Slices	6,840
Memory (Mb)	345.9
GTY 32.75 Gb/s Transceivers	120
I/O	832

Communication & Networking

- 10/100/1000 Mbps Ethernet (SGMII)
- Dual 4x28Gbps QSFP28 cages
- Samtec FireFly 4x28Gbps Interface
- Dual USB-to-UART Bridge with micro-B USB connector
- RJ45 Ethernet connector
- PCI Express endpoint Gen3 x 16

Clocking


- SI5335A Quad Clock Generator
- SI570 IIC Programmable LVDS Clock Generator
- SI5328C Clock Multiplier and Jitter Attenuator
- 2x SMA MGT Reference Clock inputs
- 1 SMA User Clock input

Memory

- Two 4 GB DDR4 component memory interfaces (five [256 Mb x 16] devices each)
- 4 MB RLD3 component memory interfaces (five [256 Mb x 16] devices each) IIC EEPROM: 8Kb
- Micro Secure Digital (SD) connector 1Gb Quad SPI Flash

Expansion Connectors

- FMC+ HSPC connector (24 – 28Gbps GTY Transceivers, 80 differential user defined pairs)
- FMC HPC1 connector (58 differential user defined pairs)
- PMOD header
- IIC



LOTP+ reproduces all LOTP function and adds several capabilities to the original design

- **DATA LINKS:**

the system is able to support eight 1/10 GbE links through the FMC+ daughtercard, while the two QSFP28 ports on the VCU118 can be used either to connect up to eight additional data links from the detectors or to expand the platform capabilities by interconnecting multiple boards via 100 Gbps low latency links.


- **MICROCONTROLLER:**


a 32-bit MicroBlaze Soft-Core Micro Controller was integrated for debug and configuration purposes. Applications can be deployed onto it either bare metal or by Xilinx Petalinux.

- **STREAM PROCESSING MODULE:**



with the outlook of processing primitive streams from additional subdetectors and thus improving the efficiency of the trigger, we designed a test case to leverage on the new features allowed by LOTP+ with HLS (e.g. online PID in RICH via HLS4ML Neural Networks)

- **PCIe HOST INTERFACE**






- Exploration of Vivado HLS-based method to derive ML FPGA embedded hardware for trigger computing on data stream
- Goal: for any event detected by the RICH provide an estimate for the **number charged particles** and the **number of electrons** → (e.g.) Dense NN model



- Preliminary results for online classification of the **number of "electrons"** show that even the very simple NN architectures that we tested are capable, below 35 GeV/c momentum, of reaching a non-negligible performance (see terminal picture below).
- It can be improved for the online unfiltered event stream using a **dedicated NN receiving in input data from other detectors** (e.g. LOCALO).



```

Total Events 163905
Total events of class 0 is 84628 (51.63 %)
Total events of class 1 is 76822 (46.87 %)
Total events of class 2 is 2432 (1.48 %)
Total events of class 3 is 23 (0.01 %)
Total events classified as 0 is 75533 (46.08 %)
Total events classified as 1 is 75209 (45.89 %)
Total events classified as 2 is 11920 (7.27 %)
Total events classified as 3 is 1243 (0.76 %)
Class 0 Efficiency 82.6 Purity 92.5 OverContamination 7.5 UnderContamination 0.0
Class 1 Efficiency 80.6 Purity 82.3 OverContamination 0.2 UnderContamination 17.5
Class 2 Efficiency 74.6 Purity 15.2 OverContamination 0.0 UnderContamination 84.8
Class 3 Efficiency 91.3 Purity 1.7 OverContamination 0.0 UnderContamination 98.3
    
```

APEIRON: a Framework for High Level Programming of Dataflow Applications on Multi-FPGA Systems

📅 11 May 2023, 12:30
 ⌚ 15m
 📍 Marriott Ballroom VII (Norfolk Waterside Marriott)


🗣️ Oral
 📁 Track 11 - Heteroge...
 🏷️ Track X - Exascale Scie...

2022

- **Parasitic mode test**
- Beam test online in November

2023

- Dry test in January/February
(Integration completed)






2022

- Parasitic mode test
- Beam test online in November

2023

- Dry test in January/February (Integration completed)





2022

- Parasitic mode test
- Beam test online in November


2023

- Dry test in January/February (Integration completed)



What was observed was compatible with **fake SOB** (11 induced) and with **fake EOB** (01 induced)

This also match with the presence of a modified ribbon cable to reduce **crosstalk** in LOTP old setup, differently from the flat ribbon cable of the first LOTP+ parasitic setup



2022

- Parasitic mode test
- Beam test online in November

2023

- **Dry test in January/February**
(Integration completed)


- Last tests were performed in no beam (**dry run**) condition, swapping LOTP+ online and disconnecting LOTP
- System output was aligned with the standard NA62 data flow (from LOTP+ to PCFarms, fixed old issue on IP and MAC addresses) → LOTP+ supports load balancing to PC Farm directly in hardware while LOTP uses a software program on server)

2022

- Parasitic mode test
- Beam test online in November

2023

- Dry test in January/February
(Integration completed)



Few TDAQ boards on (RICH,MUV3,NCHOD) were used to send primitives to LOTP+. The HV was switched off, so data acquired came from **electronic noise** due to low thresholds on TEL62

- Validation moved forward → Fake EOB issue solved, CHOKE ON/OFF validated, Lkr Calib validated
- Fully integrated in NA62 data flow → PC Farm Load balancing, RC command validated
→ **LOTP+ IS NOW ONLINE** (since February last tests)
- **Next Step 1:** LOTP equivalent system at day zero (beam engineering run) → in process during these days
- Continue testing until the start of Run → increase confidence and test stability of LOTP+, debugging some new issues that may occurs before
- **Next Step 2:** keep parasitic setup as development platform during 2023
→ ML PID on FPGA



BACKUP SLIDES

2022

- Parasitic mode test
- Beam test online in November


2023

- Dry test in January/February (Integration completed)



What was observed was compatible with **fake SOB** (11 induced) and with **fake EOB** (01 induced)


This also match with the presence of a modified ribbon cable to reduce **crosstalk** in LOTP old setup, differently from the flat ribbon cable of the first LOTP+ parasitic setup



"SOB-EOB" issues: Crosstalk Hypothesis on flat ribbon cables


Confirmation strategy

Fake EOB counter logic on LOTP+ to quantify their relative frequency and to reproduce the Crosstalk issue



Solution

Switching to the custom LOTP Cable, Crosstalk issue seemed to be solved from the counter logic side.



2022

- Parasitic mode test
- Beam test online in November

2023

- Dry test in January/February
(Integration completed)

Big Screen display:

- Correct propagation of RC GUI changes through LOTP+ DIM Server (and last, its registers)
- Big Screen correctly reports all meaningful values for LOTP+ (as for LOTP)

PC Farm load balancing (DIM):

Since LOTP+ supports load balancing (in a round-robin fashion) to PC Farm directly in hardware, once validated the correct utilization of the total number of PC Farms by LOTP+, we verified the correct behaviour also switching off some PC Farms and then reincluding them back.





2022

- Parasitic mode test
- Beam test online in November

2023



- Dry test in January/February (Integration completed)

Heterogenous Computing Node for HEP low level trigger





Leverage on NaNet project design

- Hardwired GPU Direct engine in FPGA implementing a low latency, low jitter data transfer between FPGA-based readout channels (Tel62) based on commodity protocol (UDP) and GPU
- GPU optimized application for identification of RICH Cherenkov ring
- Demonstrated in parasitic mode on NA62 experiment



A single device for L0TP GPU-accelerated to lower system complexity, to reduce trigger latencies and to enhance trigger performance. By product:

- L0TP+ complex diagnostic for hardware verification
- Backup primitives on trigger host server to get large statistics of trigger behavior and performance



- The original design of L0TP processor has been ported on L0TP+ testbed
- TP coded in behavioral VHDL --> porting was "painless"
 - Synthesis ok, simulation in progress
- Integration with new ETH-UDP block (inherited from NaNet project) is in progress
- Achievements:
 - Clock speed > 130MHz (vs 125MHz old L0TP clock)
 - Very low resource occupancy --> room for hardware implementing additional features

Name	CLB LUTs (1182240)	Block RAM Tile (2160)	DSPs (6840)	Bonded IOB (832)
top_L0tp	2.15%	8.13%	0.15%	4.57%
CDC_inst2 (NIMinterface)	<0.01%	0.00%	0.00%	0.00%
> clocks_resets_inst (axi_eth_1G_clocks_resets)	<0.01%	0.00%	0.00%	0.00%
> CTSTMP (altcountertimestamp)	0.00%	0.02%	0.00%	0.00%
> dbg_hub (dbg_hub)	0.05%	0.00%	0.00%	0.00%
> ethlink_inst (ethlink)	1.99%	7.38%	0.15%	0.00%
> jtag_inst (jtag_axi_master)	0.04%	0.12%	0.00%	0.00%
> pll_40Mhz_inst (pll_40Mhz_diff_in)	0.00%	0.00%	0.00%	0.00%
Reg_inst (Register_intf_v1_0_S00_AXI)	0.01%	0.00%	0.00%	0.00%
> syn_top.virt_IO (vio_0)	0.04%	0.00%	0.00%	0.00%
> trigger_inst (Trigger)	0.03%	0.60%	0.00%	0.00%

