# **CLAS12 Si Vertex Tracker - DAQ**

### R. Chris Cuevas (Acknowledgement to Ben Raydo)

### Fast Electronics & Data Acquisition Group Experimental Nuclear Physics Division



# **SVT DAQ Talk Overview**

- 1. CLAS12 Trigger/DAQ
- 2. VXS Silicon Control Module (VSCM)
- 3. Summary



# 12GeV DAQ/Trigger System for Hall B/D



# **Front-End Triggering**

#### **Beam structure:**

Electron bunches ~2ns apart [499MHz]

#### Free running Trigger:

- Front-end electronics continuously sample detector, feeding data into L1 processors, and storing in a local pipeline buffer
- When L1 trigger condition exists (e.g. based on energy deposition, cluster patterns, tracks, hits) L1 • accept pulse is distributed to all front-end crates

#### L1 Trigger Acceptance:

- When a module receives a L1 accept pulse, it processes a time window in its front-end sampling buffer and builds an event for readout. The processing time window is defined by two parameters:
  - Lookback: processing starts parsing data M clock cycles before L1 accept was received

Thomas Jefferson National Accelerator Facility

Si Pixel-Based Vertex & Tracking Workshop

2020 September 2 - 4

Level 1 Trigger Decision

~8µs Latency

Page 4

Office

**U.S. DEPARTMENT OF ENERGY** 

Window Width: processing parses all data N clock cycles wide after look-back point

#### L1 Data Stream L1 Energy & Hit Processing VME Readout Energy & Time Event#2 Event#1 Algorithms Detector Input ADC 8µs ADC Sample Pipeline Trigger #1 Trigger#2 **Trigger Input** Office of Nuclear Phys.

**Typical Front-End Module:** 

## Hall B DAQ & FSSR2

### **General Hall B DAQ Requirements**

- L1 trigger rate: 10kHz
- L1 maximum trigger latency: 8µs
- Dead time: minimal

#### FSSR2 / HFCB needs additional hardware to interface the Hall B DAQ

- The FSSR2 uses a data-driven (high bandwidth) event output, but Hall B DAQ needs triggered event data (low bandwidth)
- FermiLab Silicon Strip Readout ASIC; TSMC 0.25um CMOS

### So the VXS Silicon Control Module (VSCM) was developed...



## **VSCM – Design Features**

#### VSCM was designed to interface the FSSR2 readout/controls to the Hall B DAQ.

- VXS Based Module
- Supports 2 Jlab Hybrid Flex Circuit Board (HFCB) Interfaces per VSCM module
  - 8 FSSR2 chips per VSCM (4 per HFCB) → 1024 strips per VSCM
  - 6 readout lines per FSSR2 @ 70MHz DDR for 840Mbps operation
  - Programmable BCO clock period (128ns to 256ns)
  - BCO clock synchronized to CLAS12 global trigger clock
  - FSSR2 slow control interface accessible through VME registers

#### Event Builder

- >100kHz Trigger Rate, 8µs Trigger Latency, <1% Dead-time
- 2Mbyte multi-event buffer (storage for ~500,000 triggered strip hits)
- VME readout: 2eSST @ 200MB/s, multi-event blocking supported
- Programmable capture window
- Status words & hits not in defined trigger time window are suppressed from readout

#### Diagnostics

- 32bit scaler for every strip
- Arbitrary pulser for each HFCB (synchronous to BCO clock)
- Continuous status & event word monitors used for error checking & synchronization



Thomas Jefferson National Accelerator Facility Si Pixel-Based Vertex & Tracking Workshop

2020 September 2 - 4



All features have been implemented and tested

### **SVT: DAQ Crate Layout**



### **VSCM - Quantities**

Region	Si-Modules/HCFB BST Count	VSCM Count
1	10	5
2	14	7
3	18	9
4	24	12
Totals	66	33
	264 FSSR2 chips	
	33792 Si strips	

Support for 33 VSCM requires the following crate configuration (3 crates total):







Thomas Jefferson National Accelerator Facility Si Pixel-Based Vertex & Tracking Workshop 2020 September 2 - 4

### **SVT: DAQ Crate Components**

#### **SVT DAQ Components**

- CPU: Commercial VME Controller (Intel 2.53GHz Core i7, 4GB DDR3 SDRAM)
- Crate: Commercial VXS Crate (Wiener 21 Slot VXS Crate)
- SD: Signal Distribution VXS Card (Standard JLab 12GeV Component)
- TI: Trigger Interface VXS Card (Standard JLab 12GeV Component)
- VSCM: VSCM VXS Card SVT specific development





### VSCM – PCB Assemblies

#### **VSCM Prototype:**

- Used in SVT 2012 beam test
- Used in SVT test stands for HFCB testing
- A few wires needed to get things working



#### **VSCM Production:**

- Cleaned up prototype/simplified design
- Used in SVT test stands for HFCB testing



Office of Nuclear Physi





Thomas Jefferson National Accelerator Facility Page 10 Si Pixel-Based Vertex & Tracking Workshop 2020 September 2 - 4



### VSCM – PCB Block Diagram



### **VSCM Event Structure**

Structure Element	Size (bytes)	Element Information	Maximum Channel Occupancy:		
Block Header	4	Block Number: 11bits VME Slot: 5bits EventsPerBlock: 11bits	Conditions: TriggerRate = 10,000Hz CrateReadoutBandwidth = 115MB/s StripsPerCrate = 11*128*8 = 11264 EventsPerBlock = 16 VSCMModulesPerCrate = 11		
Event Header	4	Event number: 27bits			
Trigger Timestamp	8	Timestamp: 48bits (~13 day rollover)	Calculations: VSCM Event Size (Bytes): $12+4*N_{hits}+8/N_{eventsPerBlock}$ CrateEventSize = 11,500bytes MaxOccupancy (sustained) = 24%		
SVT Hit	4	Pulse Height: 3bits BCO Number: 8bits Strip Number: 7bits Chip Identifier: 3bits Hit->Trigger Timestamp: 10bits			
SVT Hit	4		Comments:		
			-Bottleneck is CPU gigabit Ethernet link -VSCM buffering support occupancies at 100% for several hundred sequential events before dead-time occurs -Could pack 2 hits per 32bit word, doubling		
SVT Hit	4				
Event Header	4		occupancy capacity		
Trigger Timestamp	8				
SVT Hit	4				
Block Trailer	4	Block Word Count: 22bits VME Slot: 5bits			

\* Redundant information used for consistency checking





Thomas Jefferson National Accelerator Facility Page 12 Si Pixel-Based Vertex & Tracking Workshop

2020 September 2 - 4



**VSCM Event Structure** 

### **VSCM DAQ Efficiency**

#### VSCM DAQ provides significant margin (assuming 10% FSSR2 occupancy):

- Up to 30kHz trigger rate (20kHz margin)
- 100% live time (10% margin)
- Up to 25% FSSR2 occupancy (2% occupancy realistic for FSSR2 high efficiency)



# VSCM – Event Building (Single Strip Shown)



2020 September 2 - 4

Office of Nuclear Phys



### **VSCM Event Triggering**



### **VSCM Firmware Status**

- Initial release for 2012 SVT test run stable, though a few important bugs were identified and fixed
- Current release is stable, no outstanding bugs
- FPGA resource utilization has room left for future features:

Resources			Show Graph 🔕
RTL Estimation   Synthesis Estimation   Netlist	Estimation Implemented Utilization		
Part: xc6slx100tfgg676-3			
Resource	Utilization	Available	Utilization
Register	22780	126576	17%
LUT	19468	63288	30%
Slice	8345	15822	52%
IO	327	376	86%
RAMB16BWER	21	268	7%
RAMB8BWER	218	536	40%
ICAP	1	1	100%
PLL_ADV	3	6	50%
BUFG	14	16	87%
BUFGMUX	1	16	6%

mas Jefferson National Accelerator Facility

Si Pixel-Based Vertex & Tracking Workshop

2020 September 2 - 4





### **VSCM Production Status**

### **VSCM Production of 40 Modules Complete:**

- First articles (3) received and evaluated Nov 2012 Jan 2013 (No issues found!)
- Remaining production run (37) completed Feb 2013
- Production run testing is in progress







Thomas Jefferson National Accelerator Facility Page 17 Si Pixel-Based Vertex & Tracking Workshop 2020 September 2 - 4



### **Summary**

- VSCM has been very successful for control and readout of FSSR ASICs in the CLAS12 Silicon Strip Vertex Tracker.
- VSCM module could be used for other ASICs or Front-END Detector electronics.
- VSCM module includes high speed serial link to VXS Trigger Processor central switch module for higher level triggering functions. Possible features could include Streaming ReadOut options.
- Group is very experienced with analog and digital electronics design, including modeling, simulation, firmware and test verification.

• Questions?

#### Thank You!

mas Jefferson National Accelerator Facility

Si Pixel-Based Vertex & Tracking Workshop

2020 September 2 - 4









Sifice of Caller Physics

Thomas Jefferson National Accelerator Facility Page 19 Si Pixel-Based Vertex & Tracking Workshop 2020 September 2 - 4



### **VXS Full Crate DAQ Tests**



A multi-crate prototype of the 12GeV DAQ/trigger system was completed successfully in 2009

The test was with production hardware (2 Crates, 512 Flash ADC channels, TI, TD, SD)

Larger scale tests (~15 crate system) is planned to start in April 2013



Thomas Jefferson National Accelerator Facility Si Pixel-Based Vertex & Tracking Workshop 2020 September 2 - 4

### **DAQ Status**

Activity	Details	Status
VXS Crates	Commercial Product – Tested	Received in full
VME CPU	Commerical Product – Tested	Received in full
ті	Jlab Development – Tested	Received in full
SD	Jlab Development – Tested	Received in full
VSCM	PCB assembly – (First articles tested)	Received in full
	Firmware development	Stable release
	VSCM & HCFB integration	Complete
	SVT DAQ system integration w/Hall B DAQ	Test run 2012 – Complete Full SVT DAQ system – In progress

### SVT DAQ in great shape!





Thomas Jefferson National Accelerator Facility Page 21 Si Pixel-Based Vertex & Tracking Workshop 2020 September 2 - 4