

## Machine Learning on FPGA

Sergey Furletov

Jefferson Lab

Streaming Readout VI meeting 14 May 2020

Sergey Furletov

### Outline



- Motivation
- ML FPGA<sup>(\*)</sup> project
- Tests of ML with Xilinx FPGA
- Conclusion

(\*) Field Programmable Gate Array

### Introduction



- With increase of luminosity for accelerator colliders as well as a granularity of detectors for particle physics, more challenges fall on the readout system and data transfer from detector front-end to computer farm and long term storage.
- Modern (triggered) data acquisition systems (LHC, KEK, Fair) employ several stages for data reduction.
  - The CMS experiment at LHC has a Level 1 trigger that makes a decision in ~4 μs and rejects 99.75% of events.
  - Their High Level Trigger (software), decision ~100 ms , rejects 99.9% of the data from Level 1.
- Concepts of trigger-less readout and data streaming will produce large data volumes being read from the detectors. Most of this will be uninteresting and ultimately discarded.
- From a resource standpoint, it makes much more sense to perform data pre-processing and reduction at early stages of data streaming.
- Our project mostly inspired by work carried out at CERN , and progress in ML application on FPGA
- At the LHC, data rates at the CMS and ATLAS, are of the order of hundreds of terabytes per second.

### Example from CMS



• The task of the real-time processing is to filter events to reduce data rates to manageable levels for offline processing called triggering.

### Machine Learning Inference with FPGAs



- Level-1 typically uses custom hardware with ASICs or FPGAs.
- The second stage of triggering, High Level Trigger (HLT), uses commercial CPUs to process the filtered data in software.



After trigger, 99.99975% of events are gone forever!

Rejection is mostly defined by cross section of interesting physics processes.

Sergey Furletov

### **Motivation**

Jefferson Lab

- The growing computational power of modern FPGA boards allows us to add more sophisticated algorithms for real time data processing.
- Many tasks could be solved using modern Machine Learning (ML) algorithms which are naturally suited for FPGA architectures.

Level 1 works with Regional and Sub-detector Trigger primitives .

Using ML on FPGA many tasks from Level 2 can be performed at Level 1



Fast Machine Learning, 10-13 September 2019, Fermilab

## ML on Xilinx FPGA



- While the large numerical processing capability of GPUs is attractive, these technologies are optimized for high throughput, not low latency.
- FPGA-based trigger and data acquisition systems have extremely low, sub-microsecond latency requirements that are unique to particle physics.
- Machine learning methods are widely used and have proven to be very powerful in particle physics.
- However, exploration of the use of such techniques in low-latency FPGA hardware has only just begun.



Sergev Furletov

### **EIC rates estimation**



Despite the fact that it is possible to record everything, it's better to be able to filter or prescale events with a large cross section

Need a large computer farm to handle streaming data. In terms of resources, it makes sense to perform data preprocessing and reduction at the early stages of data streaming.

Belle II, 8 megapixels PXD produces ~200 Gbps @ 30 kHz trigger rate. (beam background, noise and synchrotron)



### Signal data rate -> DAQ strategy

Note sPH-cQCD-2018-001: https://indico.bnl.gov/event/5283/ , Simulation: https://eic-detector.github.io/

- What we want to record: total collision signal ~ 100 Gbps @ 10<sup>34</sup> cm<sup>-2</sup> s<sup>-1</sup>
  - Assumption: sPHENIX data format, 100% noise
  - Less than sPHENIX peak disk rate. 10<sup>-4</sup> comparing to LHC collision
- Therefore, we could choose to stream out all EIC collisions data
- In addition, DAQ may need to filter out excessive beam background and electronics noise, if they become dominant.
  - Very different from LHC, where it is necessary to filter out uninteresting p+p collisions (CMS/ATLAS/LHCb) or highly compress collision data (ALICE)
  - Such filtering does not require real-time event reconstruction





# **ML-FPGA** project

F. Barbosa, C. Dickover, Y. Furletova, D. Romanov. L. Belfore (ODU)





8

### Physics signatures example



There are many physics signatures which could benefit from jet substructure and electron identification in real-time.

In our project, we focus on the electron/hadron identification and on the classification of jets as either a quark (q) ) (light and heavy) or gluon (g).



Figure 2.1: Feynman diagrams of the Quark Parton Model, QCD-Compton and Boson Gluon Fusion processes in NC DIS.

Published in 2007 Measurement of multijet events at low \$x\_{Bj}\$ and low \$Q^2\$ with the ZEUS detector at HERA



T. Gosau

### ML FPGA test setup



- To demonstrate the operating principle of the ML FPGA, we propose to use the existing setup of the ongoing EIC detector R&D project (eRD22) "GEM based Transition radiation detector (TRD) and tracker".
- A small 10x10 cm GEM-TRD prototype and fADC125 can generate up to 128 GB/s of raw data traffic.
- This detector, in addition to a track coordinate (μTPC mode), has capabilities of electron identification or electron/hadron separation, which is highly important for EIC physics.
- For the GEM-TRD project we already use offline Machine Learning tools (JETNET, ROOT-based TMVA), and the results can be used for validation of the proposed implementation of FPGA-based neural networks.
- A FPGA-based Neural Network application would offer online particle identification and allow for data reduction based on physics at the early stage of data processing.
- Another important part of the project is evaluation of advantages of "global PID" compared to the standalone PID from each detector. To test the global PID performance we plan to integrate the EIC calorimeter prototype (3x3 modules) into the ML-FPGA setup.
- Preprocessed data from both detectors including decision on the particle type will be transferred to another ML-FPGA board with neural network for global PID decision.
- Real beam testing is planned in Hall D, where there is already a test beam site that can be used for testing the prototype GEM-TRD, ECAL and Modular RICH detectors.

# **GEM-TRD** prototype



- A test module was built at the University of Virginia
- The prototype of GEMTRD/T module has a size of 10 cm × 10 cm with a corresponding to a total of 512 channels for X/Y coordinates.
- The readout is based on flash ADC system developed at JLAB (fADC125).
- Still need to modify a FADC125 board with serial streaming interface (in progress).
- GEM-TRD provides e/hadron separation and tracking





11

### Beam setup at JLab Hall-D



- Tests were carried out using electrons with an energy of 3-6 GeV, produced in the converter of a pair spectrometer.
- The electron energy is known from the pair spectrometer.
  - The radiator is mounted in front of the GEM-TRD and covers about half of the sensitive area.
  - We do not have hadron beam in this setup:
    - ✓ The effect of TR is evaluated by comparison of data from electrons with radiator and electrons without radiator.





•*For data analysis we used* a fast artificial neural network classifier from root: MultiLayerPerceptron (MLP)

• All data was divided into 2 samples: training and test samples

• Top right plot shows neural network output for single module:

Red - electrons with radiator

Blue - electrons without radiator

# Tracking with GEM-TRD



### GEM-TRD can work as mini TPC, providing 3D track segments



### FPGA board for ML



- At an early stage in this project, as hardware to test ML algorithms on FPGA, we use a standard Xilinx evaluation boards rather than developing a customized FPGA board. These boards have functions and interfaces sufficient for proof of principle of ML-FPGA.
- The proposed Xilinx evaluation board includes the Xilinx XCVU9P and 6,840 DSP slices. Each includes a hardwired optimized multiply unit and collectively offers a peak theoretical performance in excess of 1 Tera multiplications per second.
- Second, the internal organization can be optimized to the specific computational problem. The internal data processing architecture can support deep computational pipelines offering high throughputs.
- Third, the FPGA supports high speed I/O interfaces including Ethernet and 180 high speed transceivers that can operate in excess of 30 Gbps. Featuring the Virtex® UltraScale+" XCVU9P-L2FLGA2104E FPGA



Sergev Furletov

## Creating ML FPGA Core

Jefferson Lab

Vivado High-Level Synthesis (HLS) transforms a C, C++, or SystemC design • specification into Register Transfer Level (RTL) code for synthesis and @par9 implementation by the Vivado tools. @par8 @par7 Using HLS significantly decreases development time. (at the cost of lower • efficiency of use of FPGA resources). @par6 out @par5 @par4 Machine Learning hls 4 ml Frameworks @par3 CMS L1 Trigger @par2 Trained Converted @par1 **Tensor**Flow E XILINX. Model **HLS Project** TRD @par0 K Keras **FPGA** Firmware **ML** Core PYTORCH VIVADO microblaze\_0\_axi\_periph **XILINX**. (+ CASE STUDY 500 AX ACLK ARESETN S00 ACL axi uartlite 0 M00 AXI S00 ARESETN M00 ACLK M01\_AXI -S AXI UART rs232 uart ▲ M02\_AXI + M00 ARESETN s axi aclk interrupt M01\_ACLK s axi aresetn M01 ARESETN AXI Uartlite M02\_ACLK M02\_ARESETN axi\_gpio\_0 AXI Interconnect - S AXI GPIO push\_buttons\_5bits s axi aclk led 8bits GPIO2 microblaze 0 s axi aresetn microblaze 0 local memory mdm\_1 Ð - INTERRUPT AXI GPIO + DLMB DLMB -MBDEBUG 0 + - DEBUG MicroBlaze ILMB + + ILMB Debug\_SYS\_Rst Clk M AXI DP + LMB Clk Reset SYS Rst MicroBlaze Debug Module (MDM) MicroBlaze rst\_clk\_wiz\_0\_100M slowest sync clk mb rese ext reset in bus struct reset[0:0] clk wiz 0 aux reset in peripheral reset[0:0] mb debug sys rst interconnect aresetn[0:0] default\_sysclk1\_300 clk out1 dcm locked peripheral aresetn[0:0] reset 🕞 - reset locked Processor System Reset Clocking Wizard

5/14/20

#### Sergey Furletov

16

### Xilinx HLS: C++ to Verilog





Sergev Furletov

### Xilinx vivado implementation



#### **Performance Estimates**

#### Timing (ns)



#### Latency (clock cycles)



#### Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	7	-	-	-
Expression	-	40	40	8082	-
FIFO	-	-	-	-	-
Instance	510	1415	142176	199915	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	181	-
Register	-	-	2350	-	-
Total	510	1462	144566	208178	0
Available	4320	6840	2364480	1182240	960
Available SLR	1440	2280	788160	394080	320
Utilization (%)	11	21	) 6	17	0
Utilization SLR (%)	35	64	18	52	0

:						SLR2
X0Y14	X1Y14	X2Y14	X3Y14	<u>X4Y14</u>	X5Y14	
:						
X <b>0</b> Y13	X1Y13	X2Y13	X3Y13	X4Y13	X5Y13	
						ł
X0Y12	X1Y12	X2Y12	X3Y12	X4Y12	X5Y12	
:		-				ł
X0Y11	X1Y11	<u>X2Y11</u>	X3Y11	X4Y11	X5Y11	
:						ł
X0Y10	X1Y10	X2Y10	X3Y10	X4Y10	X5Y10	SI D1
:						SLKI
X <b>0</b> Y9	X1Y9	X2Y9	X3Y9	<u>X4Y9</u>	X5Y9	
X <b>0</b> Y8	X1Y8	X2Y8	ХЗҮ8	<u>X4Y8</u>	X5Y8	
X <b>0</b> Y7	X1Y7	X2Y7	X3Y7	<u>X4Y7</u>	X5Y7	
:						
X <b>0</b> Y6	X1Y6	X2Y6	X3Y6	<u>K4Y6</u>	X5Y6	
X0Y5	X1Y5	X2Y5	X3Y5	X4Y5	X5Y5	
3 .2			Inni 🕄 Ju-		- <b>1</b>	SLRO
XCY4	124	X2Y4		X4Y4	11 X5Y4	
X1 73		X	7/5	xn	1 1X5Y3	1
<b>FH</b> = 1.				-350		-
XCY2	- 	x2Y2		X410	\$572	
		NH.		<b></b> 21		
XCY1	4	-Yi	<u>KaY1</u>	<u>x4Y</u> ]	12571	•
		1638.				
XeYO	X LYO	x210	X3Y0	XAIO	K510	

### **Test ML FPGA**





### C++ code for test : XTrdann ann; // create an instance of ML core.

XTrdann ann; int ret = XTrdann_Initialize(&ann, 0);					
<pre>xil_printf(" XTrdann_Initialize =%d \n\r", ret);</pre>					
XTrdann_Start(&ann); xil_printf(" XTrdann_Started \n\r");					
for (int i = 0; i < 8 ; i++ ) {					
<pre>for (int k=0; k&lt;10; k++)</pre>					
ann_stat(&ann);					
<pre>int offset=0; int retw = XTrdann_Write_input_r_Words(&amp;ann, offset, (u32*)&amp;params[0], 10); xil_printf("Set Input ret=%d \n\r", retw); XTrdann_Set_index(&amp;ann, 0);</pre>					
XTrdann_Start(&ann);					
<pre>while (!XTrdann_IsReady(&amp;ann))</pre>					
<pre>int hl=out0; int dl=(out0-hl)*1000;</pre>					
<pre>float *xout; // *xin0, *xin1, *xin2; u32 iout = XTrdann_Get_return(&amp;ann); xout = (float*) &amp;iout int whole = *xout; int thousandths = (*xout - whole) * 1000; if (whole===0 &amp; &amp; thousandths&lt;0)</pre>					
<pre>xil_printf("xout=-%d.%03d out0=%d.%03d\n\r", whole,-thousandths,h1,d1); also</pre>					
xil_printf(" <u>xout</u> =+%d.%03d out0=%d.%03d\n\r", whole, thousandths,h1,d1);					
<pre>//u32 in0 = XTrdann_Get_in0(&amp;ann); xin0 = (float*) &amp;in0 int hin0 = *xin0 ; int din0=(*xin0-hin0)*1000; //u32 in1 = XTrdann_Get_in1(&amp;ann); xin1 = (float*) &amp;in1 int hin1 = *xin1 ; int din1=(*xin1-hin1)*1000; //u32 in2 = XTrdann_Get_in2(&amp;ann); xin2 = (float*) &amp;in2 int hin2 = *xin2 ; int din2=(*xin2-hin2)*1000; //xi1_printf(" XTrdann in0=%d.%03d", hin0,din0); //xi1_printf(" in1=%d.%03d ",hin1,din1); //xi1_printf(" in2=%d.%03d ",hin2,din2):</pre>					
<pre>xil_printf(" ev=%d out=%d.%03d out0=%d.%03d\n\r",i,whole,thousandths,h1,d1); }</pre>					

### Optimization with hls4ml package

A package hls4ml is developed based on High-Level Synthesis (HLS) to build machine learning models in FPGAs.



#### Sergey Furletov

Jefferson Lab

son National Accelerator Facility

### Conclusion



- ML-FPGA project just recently started.
- The initial goal is make a test setup
  - The setup will be used to identify and optimize artificial neural network algorithms and topologies, suitable for real time FPGA applications.
  - It will also be used to perform beam tests in Hall-D with GEM-TRD and calorimeter prototypes as PID detectors to estimate performance of ML on FPGA in a real time environment.
  - Test results could be used to calculate resource scaling for planned large scale experiments (EIC, SOLID, etc).
  - Results on performance and price could also serve as a feasibility study on building a full scale ML-FPGA filter for current experiments such as CLAS12 and/or GlueX.
- The ultimate goal is to build real-time event filter based on physics signatures.





# Backup



22

### **Event processing**

Jefferson Lab



Sergey Furletov



A Kalman Filter Muon Track-Finder has been written in HLS firmware for the barrel region already for Run II Algorithm does track propagation and parameter updating

A large amount of matrix math Solution: use DSP cores to reduce FPGA resource utilization

- Programmable using HLS

#### Latency ~200 ns

Data and emulator agreement is 99.7% Parallel implementation in current Phase-1 BMTF firmware



Kalman BMTF

To DAQ

Serialization

# Readout electronics for GEM-TRD

• The standard tracking GEM readout is usually based on an APV25 chip and measures peak amplitude

• TRD needs information about ionization along the track, to discriminate TR photons from energy loss of the particle.

•For the TRD test we used a precise 125 MHz, 14 bit flash ADC, developed at JLAB with VME readout.

FADC readout window (pipeline) up to 8 μs
 Pre-amplifier has GAS-II ASIC chips, provides 2.6 mV/fC amplification and has a peaking time of 10 ns.





25



# NN input parameters distribution

#### Thomas Jefferson National Accelerator Facility

### Distribution of energy deposition in each of 10 time slices.



### **Comparison Data with MC**

Jefferson Lab

•GEM-TRD was tested with ~9cm radiator, and has ~21mm drift gap

• To understand how far the detector parameters are from the optimal, two Monte Carlo scan were performed:

- 1. Fixed gas thickness at 20mm and radiator length varied from 5cm to 30cm
- 2. Fixed radiator length at 15cm and gas thickness varied from 5mm to 30mm

• The data point was found in good agreement with Monte Carlo

From MC scans one can predict:

- 1. The current setup is able to separate  $e/\pi$  with pion rejection factor of ~5.5
- 2. The detector gas thickness is optimal
- 3. With radiator length of 25cm e/ $\pi$  rejection will be 16 for a single module.



### Physics signature examples









CASE STUDY

### https://www.xilinx.com/publications/powered-by-xilinx/cerncasestudy-final.pdf

#### **RESULTS:**

#### Achieving 100ns Inference Latency on 150 Terabytes/Second Data Rates

The data rate of the CMS detector is staggering and what makes the trigger filtering problem such a unique challenge. To overcome these challenges, extremely low-latency inference times are produced by the team's machine learning algorithms running on the Xilinx FPGAs. The data rates coming into the CMS are measured in hundreds of terabytes/ second. The FPGAs receive and align sensor data, perform tracking and clustering, machine learning object identification, and trigger functions, before formatting and delivery of event data.

"Whether it's low-level aggregation of hits in some calorimeter all the way up to taking the full event and optimizing for a particular topology. It allows the spread and adoption of machine learning more quickly across the experiment."