Design Study for a sPHENIX based EIC Detector Progress on streaming demonstrations for EIC

Jin Huang (BNL)



Evolution of the RHIC 1008 Interaction region



Streaming III



PHENIX Data validation & data processing in near-real-time

- PHENIX validate data and perform majority calibration in near-real-time via online system using a subset of raw data prior to disk write
- PHENIX has enough CPU to final process all data in real-time, but the limitation is usually special data need and manpower for calibration

J/Psi spectrum in Cu+Au @ sqrtS = 200 GeV via run-time data production & analysis,





- 2016: Scientific review and DOE mission need Status (CD-0)
- 2018: Cost/schedule review and DOE approval for production start of long lead-time items (CD-1/3A)
- 2022: installation in RHIC 1008 Hall; 2023: First data

SPHENIX

- All tracker front end support streaming readout.
- DAQ disk throughput for 9M particle/s + pile ups (> EIC ~4M particle/s)

Jin Huang <jihuang@bnl.gov>

Streaming III

Selection of streaming and triggered front end

- For calorimeter triggered FEE, (signal collision rate 15kHz x signal span 200ns) << 1: No need for streaming readout which significantly reduce front-end transmission rate
- For TPC and MVTX tracker FEE supports full streaming: (signal collision rate 15kHz x integration time 10-20us) ~ 1: Streaming readout fits this scenario. Consider late stage data reduction by trigger-based filtering



sPHENIX Time projection chamber (TPC)



- Next-gen TPC w/ gateless and continuous readout: $\delta p/p < 2\%$ for $p_T < 10$ GeV/c
- Ne-based gas for fast drift (13us). qGEM amplification and zigzag mini-pads.
- 160k channels 10b flash ADC @ 20MHz with SAMPA ASIC -> 2 Tbps stream rate.



TPC DAQ in streaming mode



Jin Huang <jihuang@bnl.gov>

sPHENIX MVTX

SPHENIX

- ▶ 200M pixel monolithic active pixel sensors (MAPS) vertex tracker (MVTX) \rightarrow 5µm position resolution, 0.3% X0 / layer \rightarrow <50 µ m DCA @ 1 GeV/c
- In close collaboration with ALICE & ATLAS phase-1 upgrades



192 GBT fiber links

Highlight of sPHENIX prototypes in action



Feb-July 2018 FermiLab Test beam facility, test of each sPHENIX detector subsystem









Streaming III

A EIC detector concept based sPHENIX and its streaming DAQ

Detector concept
 Rate estimation
 DAQ strategy
 DAQ interface

SPHENIX



11

An EIC detector concept based on sPHENIX

- Using sPHENIX as a foundation with further instrumentation of tracker, calorimeter and PID
- Reuse and upgrade the streaming parts of sPHENIX Readout & DAQ
- Letter of intent in 2014: arXiv:1402.1209 [nucl-ex]
- On-going design study in public note: sPH-cQCD-2018-001 @ <u>https://indico.bnl.gov/event/5283/</u>



sPHENIX rate VS EIC charge track rate



Jin Huang <jihuang@bnl.gov>

More quantitative? Take a look in EIC simulation

e+p collision 18+275 GeV/c DIS @ Q² ~ 100 (GeV/c)²



Jin Huang <jihuang@bnl.

Full detector "Minimal bias" EIC events in sPHENIX framework: quick first look

Multiplicity check for all particles Minimal bias Pythia6 e+p 20 GeV + 250 GeV 53 µb cross section

BNL EIC taskforce studies

https://wiki.bnl.gov/eic/index.php/Detector_Design_Requirements



Based on BNL EIC task-force eRHIC-pythia6 event-gen set

SPHENIX

GEANT4-based detector simulation for DAQ simulation: tracker



Raw data: 16 bit / MAPS hit

SPHENIX

Raw data: 3x5 10 bit / TPC hit + headers (60 bits)

Raw data: 3x5 10 bit / GEM hit + headers (60 bits)

Jin Huang <jihuang@bnl.gov>

GEANT4-based detector simulation for DAQ simulation: central calorimeters

Raw data: 31x 14 bit / active tower +padding + headers ~ 512 bits / active tower



SPHENIX

17

Streaming III

GEANT4-based detector simulation for DAQ simulation: forward calorimeters

Raw data: 31x 14 bit / active tower +padding + headers ~ 512 bits / active tower



18

EIC preliminary data rate summary

- Tracker + calorimeter ~ 40 Gbps
- + PID detector + 2x for noise ~ 100 Gbps
- Signal-collision data rate of 100 Gbps seems quite manageable,
 - < sPHENIX TPC disk rate of 200 Gbps
- Machine background and noise would be critical in finalizing the total data rate
 - From on-going sPHENIX R&D prototyping will show noise level from state-of-art MAPS and SAMPA ASICs
 - Prevision for noise filtering in EIC online system



sPHENIX-EIC DAQ Strategy

- Full streaming readout → DAQ interface to commodity computing via PCIe-based FPGA cards (e.g. BNL-712/FELIX series) → Disk streaming raw data → Event tagging in offline production
- Why streaming readout?
 - Versatility of EIC event topology make it challenging to design a trigger on all interested event. e.g. new diffractive-type events below, and new type of events not yet envisioned?
 - Many EIC measurement, e.g. SF, are systematic driven.
 Streaming minimizing systematics by avoiding hardware trigger decision + keep background and history
 - At 500kHz collision rate, many detector would require streaming, e.g. TPC, MAPS
- Why BNL-712/FELIX series DAQ interface? [More on next slides]
 - 0.5 Tbps x bi-direction IO to FEE <-> large FPGA <-> 100 Gbps to commodity computing
 - O(\$100) / 10Gbps bidirectional link
- Why keep raw data?
 - At 100 Gbps < sPHENIX rate, we can disk all raw data: If you can, always keep raw data.
 - Achieve final minimal systematics may require refining calibration with integrated and special (e.g. z.f.) data.
 - Calibration in real-time for final production in real-time requires considerable manpower for preparation (100 FTE?) and risky to fit in initial running years.



A streaming DAQ architecture

- Using PCIe FPGA card bridging streamreadout FEE on detector and commodity online computing
 - Similar approach taken at ATLAS, LHCb, ALICE phase-1+ upgrades and sPHENIX
- Implementation: BNL-712-series FPGA-PCIe card
 - 2x 0.5-Tbps optical link to FEE: 48x bi-directional 10-Gbps optical links via MniPODs and 48-core MTP fiber
 - 100 Gbps to host server: PCle Gen3 x16
 - Large FPGA: Xilinx Kintex-7 Ultra-scale (XCKU115), 1.4 M LC

SPHENIX

- Bridge µs-level FEE buffer length with seconds level DAQ time scale
- Interface to multiple timing protocols (SPF+, White Rabbit, TTC)
- Developed at BNL for ATLAS Phase-1 FELIX upgrade, down selection to use for streaming FEE readout in sPHENIX, proto-DUNE, CBM
- Continued development to upgrade to 25-Gbps
 optical links, Vertex7 FPGA and PCIe-Gen4



FELIX Card – BNL712 - v2.0



FELIX timing interface mezzanine



Jin Huang <jihuang@bnl.gov>

FELIX-server test stands at BNL



Productions for BNL-712v2/FELIXv2

- Ongoing FY19 BNL-712v2/FELIXv2 card production from BNL covering sPHENIX advanced R&D
 - CBM working on joining this production and adopting this architecture for 2020 campaign too.
 - 2nd sPHENIX production planned after sPHENIX CD-3B (FY20?)
 - BNL produced 40x cards in various versions of FELIX in ATLAS pre-productions, which will continue too.
- Synergies from further EIC stream readout R&D welcomed too



Recent highlights





SPHENIX

SAMPA test stand with EIC RD GEM tracker

- Readout of the eRD6 GEM + zigzag pad with SAMPA FEE + FELIX test stand
- sPHENIX also initiate engineering and production for a special version of SAMPA with ½ current min shaping time (→80ns) @ University of São Paulo & TSMC
 Fe-55 x-ray on q-GEM (Ar-based)



SAMPA test stand with EIC RD GEM tracker

X-ray src, eRD6 GEM + zigzag pad

8x SAMPA FEE



Picture embedded in raw data stream (animation)



Reconstructed GEM hits from SAMPA data



SPHENIX

Commodity server

BNL-711 (→ BNL-712v2)

Raw data

& Ana.

Jin Huang <jihuang@bnl.gov>

Timing distributions

- All PHENIX/sPHENIX FEE are synced to beam clock/counter. Expecting similar for EIC detector
- BNL-712/FELIX can receive clock of multiple protocols (SPF+, White Rabbit, TTC, ...) via a timing mezzanine card
- SI5345 jitter cleaner control jitter to <0.1 ps
- BNL-712/FELIX carries 48x 10 Gbps downlink fiber for control data to FEE. Beam clock and sync word can be encoded on fiber (e.g. 8b10b encoding)
- For EIC hadron beam RF, extra cautious need to be taken for hadron machine ramp from low gamma to high gamma, which leads to clock frequency variation [next slide].



TTC

timing	mezzanine	cards	
_			



SPHENIX

	TTC-PON	White Rabbit	
Device	SI5338	SI5345	SI5341
Jitter (ps)	8.58	0.09	6.39
Device	CDCM6208	LMK03200	LMK03033
Jitter (ps)	2.06	5.91	2.74
Device	CDCE62005		
Jitter (ps)	8.61		
Th	a jitter from 10 k	Hz to 1 MHz	

Courtesy of Kai Chen (BNL)





Kai Chen - FELIX Design Review

Jin Huang <jihuang@bnl.gov>

26

Embedded clock demo with variable beam clock frequency



Jin Huang <jihuang@bnl.gov>

Streaming in

Ζ/

Future explorations, BNL LDRD 19-026: **Common development for Advanced DAQ**



SPHENIX

Commodity Computing Strong contribution from BNL instrumentation Jin Huang <jihuang@bnl.gov>

Streaming III

Jin Huang (BNL/sPHENIX)

28

Summary

- PHENIX and sPHENIX builds long experience for streaming readout front-end
- We are exploring one way to build EIC detector streaming readout and trigger-less DAQ based on architecture of sPHENIX DAQ. Looks promising
 - Preliminary simulation show disk rate for EIC collision signal (100 Gbps) expected lower than sPHENIX disk rate (200 Gbps)
 - Controlling background for high-*L* low- σ collisions would be important for collider, detector and DAQ designs.
- BNL-712/FELIX-type DAQ architecture fits EIC purpose. Similar architecture have wide support in 2020+ for high throughput DAQ e.g. ATLAS, ALICE, LHCb, CBM, Bell-2, and cost effectively bridges custom front-end with commodity computing
- Productions planned for BNL-712/FELIX DAQ interface, more EIC R&D interests welcomed

PHENIX/FVTX streaming readout

SPHENIX

sPHENIX SAMPA+FELIX DAQ chain reading out EIC GEM detectors

