

# Streaming Readout PET

LDRD Q1 Report – January 21, 2026

Cameron Clarke, BRIC Staff Scientist  
*Radiation Detector & Imaging (RD&I) Group*



Biomedical Research  
& Innovation Center



# Q1 ACCOMPLISHED GOALS

## A) Detector prototype development

- Front end boards in hand and scalers tested
- 3D printed housings, cooling, and assembly
- Synch distribution board received, in progress

## B) SRO data processing system development

- Successfully factorized analysis into ERSAP
- Multi-node horizontal parallelization added
- Delayed synch distribution board procurement has delayed Q1 SRO system integration step


## C) Broader scope project work

- 2nd provisional patent filed, IEEE RT Abstract
- Contract P.R. placed with UMAB PET facility
- Trained to use NERSC Spin and Perlmutter

ISP Challenge: EPSCI's Mike Goodrich


Solution: NERSC support and re-allocate FTE as AmSC settles

### FY 2025 Starting Points




- Front-end boards in-hand and testing underway

### FY 26 Q1 Implementation Progress




- SD Board in-hand and firmware on-track

### Updated streaming architecture for multi-node horizontal scaling



# SPENDING

- **Spending is generally on target** – electronics finalized, software on track, UMAB contract P.R. placed
  - 1) Labor: Spent ~\$24k on labor
  - 2) Equipment: Spent ~\$12k on signal/synchronization distribution board procurement delayed from last year
  - 3) Travel: Cancelled IEEE meeting attendance, retracted 2 papers, due to government shutdown chaos



# BACKUPS

---

# DELIVERABLES


## Deliverables – milestones and timeline:

- Three primary aims
  - 1) Implement ERSAP to existing SRO PET detectors, DAQ, and analysis system in FY 25
  - 2) Design and build improved version of modular PETIROC ASIC PET detectors in FY 25
  - 3) Deploy detector array, perform imaging and parallelized scaling tests with distributed computing in FY 26

Year 1			Year 2		
1)	<b>Implement ERSAP in FY 25:</b> <ul style="list-style-type: none"> <li><input type="checkbox"/> (✓) Implement FPGA based PETIROC signal digitization</li> <li><input type="checkbox"/> (✓) Factorize analysis components into ERSAP microservices</li> <li><input type="checkbox"/> (✓) Reproduce old system performance with ERSAP system</li> <li><input type="checkbox"/> (✓) Vertical multi-threaded, horizontal multi-node scaling</li> </ul>	<b>FY 2025:</b> <ul style="list-style-type: none"> <li>• Month 3</li> <li>• Month 6</li> <li>• Month 9</li> <li>• Month 12</li> </ul>	3)	<b>Deploy detector array, imaging and parallelized scaling tests in FY 26:</b> <ul style="list-style-type: none"> <li><input type="checkbox"/> (✓) Procure and test new detector front-ends</li> <li><input type="checkbox"/> (O ) Integrate modular 8-detector array with new SRO system</li> <li><input type="checkbox"/> Verify detector and imaging performance for new system</li> <li><input type="checkbox"/> Deploy the system and perform phantom imaging tests at UMAB</li> <li><input type="checkbox"/> NERSC streaming with JIRIAF control plane</li> <li><input type="checkbox"/> Finalize reports on local and farm streaming scalability tests</li> </ul>	<b>FY 2026:</b> <ul style="list-style-type: none"> <li>• Month 3</li> <li>• Month 3</li> <li>• Month 6</li> <li>• Month 6</li> <li>• Month 9</li> <li>• Month 12</li> </ul>
2)	<b>Design and build modular PETIROC ASIC PET detectors in FY 25:</b> <ul style="list-style-type: none"> <li><input type="checkbox"/> (✓) Optimize FPGA multi-detector readout firmware</li> <li><input type="checkbox"/> (✓) Optimize detector power supply and readout cabling</li> <li><input type="checkbox"/> (✓) Design and order new PETIROC modular detector PCBs</li> <li><input type="checkbox"/> (✓) Get electronics parts, build, and test 8 new detectors</li> </ul>	<b>FY 2025:</b> <ul style="list-style-type: none"> <li>• Month 3</li> <li>• Month 3</li> <li>• Month 6</li> <li>• Month 12</li> </ul>			

# DETECTOR PROTOTYPE DEVELOPMENT


- Designed concept for v2.0 front end layout
  - Modular detector design
  - Aiming for 4-side buttable
  - SiPM and scintillator separated
  - Flex cable permits multiple orientations
  - & permits thermal and optical isolation
  - USB-C connector simplifies connections
  - Communication board (not shown) synchronizes and powers all detectors



# SRO PLATFORM DEVELOPMENT

- Explored SRO analysis architecture options

- Event-based processing from FPGA
- Time-windowing at singles or geometry processor
- Potential for time-windowing in the FPGA
- Updated diagram for one potential architecture
  - All time-interleaving in a single actor option



- Finalized ERSAP-based software development

- Completed GitLab CD/CI implementation
- Finished converting KMax singles and geometry processors into ERSAP actors

# SUMMARY

---

- We are on track to meeting deliverable goals
  - SRO platform development is proven, under iterative refinement
  - Detector front-end design work is underway, finishing up the details now
  - Sub-contracted imaging studies are on track for FY26
  - Talks at conferences are being planed