


# Prospects for SoLID Front-End ASICs

Gianluigi De Geronimo<sup>1</sup> and Alexandre Camsonne<sup>2</sup>

<sup>1</sup> Stony Brook University & DG Circuits, NY, USA, [degeronimo@ieee.org](mailto:degeronimo@ieee.org)

<sup>2</sup> Thomas Jefferson National Accelerator Facility (JLAB), Newport News, VA, USA, [camsonne@jlab.org](mailto:camsonne@jlab.org)

# SoLID from a Front-End Electronics Perspective



SoLID configurations will make large use of micro-pattern gas detectors (MPGDs) operating at **very high luminosity**:

- very few valid hits (physics) merged in a continuous  $\sim 10\text{MHz}$  background
- valid hit rate per channel  $\ll 0.1$  on average (peak-case 30%/ASIC)
- level-1 trigger rate  $\sim 25\text{-}300\text{kHz}$
- charge collection time  $\sim 20\text{ns}$ , plus low-impact ion-tail  $> 800\text{ns}$
- charge resolution to preserve  $S/N > 10\text{-}20$  (full-range  $\sim 10\text{-}30\text{fC}$  or  $60\text{-}180\text{k}$  electrons)


# Objective of this Work

Evaluate ASIC architectures capable of coping with SoLID high-luminosity environment


- analog front-end requirements and specifications
- optimized ASIC readout architectures
- ASIC design timeline





# Low-Order Shaping (Off-The-Shelf ASICs)



# Low-Order Shaping in SoLID



# High-Order Shaping




- At equal rise time (peaking time)  $\rightarrow$  comparable ENC, higher ballistic deficit, much lower pile-up
- At equal ballistic deficit (peak curvature)  $\rightarrow$  lower ENC, lower pile-up
- At equal pile-up (pulse width)  $\rightarrow$  much lower ENC, lower ballistic deficit

see: IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 54, NO. 2, APRIL 2007

SoLID Collaboration Meeting - Feb 19-20 2026


# High-Order Applied to MPGD Signals



→ Better separation between electrons and ion-tail contributions


→ Programmable peaking time for optimal ballistic-deficit ↔ pile-up trade-off

# High-Order Impact in Presence of High Background




→ Higher event-peak isolation with marginal increase in ENC

# Ion Tail Suppression (Baseline Restoration)





→ Optional tail suppression for strong baseline stabilization

# Fast Sampling Channel Architecture




HOFS = high-order fast shaper  
HOBS = high-order bipolar shaper




- ~ 400ns frame at 300MS/s (Nyquist)
- up to 120 samples
- programmable number of pre- and post- $t_{VAL}$  samples
- option to collect sub-threshold neighbors

# Fast Sampling ASIC Readout Architecture






- ADC/readout of validated frames only
- option of subthreshold neighbors
- maximum 8 frames per L1-trigger
- data conversion + readout  $\sim 2\mu\text{s}$
- frame rates up to  $\sim 400\text{ kHz}$
- optimized analog front-end
- **high resolution**
- **power-efficient ( $\sim 6\text{-}7\text{mW/ch}$ )**

# Optional or Alternative: Peak/Time Detection




→ Combines slower waveform sampling with peak/time detection for more efficient data generation

# Peak-Detect & Sampling Channel Architecture




- ~ 400ns frame at 60MS/s plus peak/time detection
- sampling rate satisfies our case of defined shapes
- up to 24 samples
- programmable number of pre- and post- $t_{VAL}$  samples
- option to collect sub-threshold neighbors

# Actual Transistor-Level CMOS Simulation



# Peak Detect & Sampling ASIC Readout Architecture



- ADC & readout of validated frames
- option of subthreshold neighbors
- maximum 8 frames per L1-trigger
- data conversion + readout  $\sim 400\text{ns}$
- frame rates  $\sim 1.25\text{ MHz}$
- optimized analog front-end
- **high resolution**
- **power-efficient ( $\sim 4\text{-}5\text{mW}/\text{ch}$ )**
- **data-efficient**


# Two ASIC Architecture Options for SoLID

Parameter	Fast Waveform Sampling (300 MS/s)	Peak/Time Detection (60 MS/s)
Samples per validated frame	~120	8–24 (or fewer)
Max frame rate	~400 kHz	> 1.25 MHz
Data volume per hit	High	Very low (data-efficient)
Power per channel	Higher	Lower (<5 mW/ch target)
Pile-up handling	Excellent (full waveform)	Very good + peak dominance
Complexity	Slightly higher	Moderate
Best for	Highest-rate / complex pile-up	Balanced high-rate operation

→ Both architectures can be integrated in the same ASIC

# Technology, Floorplan, Design Time

- Largely based on proven CMOS architectures
- Estimated die size: die size  $\sim 8 \times 8 \text{ mm}^2$
- Technology TSMC 65nm 1.2V
- First prototype design time  $\sim 12\text{-}14$  months
- Fabrication time  $\sim 10\text{-}12$  weeks
- BGA packaging  $\sim 4\text{-}6$  weeks
- DSP core can be integrated after FPGA validation



# Summary

## Primary path: SoLID-specific ASIC architecture


- Specific for high-luminosity high-background
- Very low-noise charge amplifier with programmable gain
- Very high-order shaper with programmable peaking time
- Programmable baseline restoration for high stability
- Dedicated sub-channel for discrimination
- Power-efficient high-rate (Nyquist) waveform sampling
- or Power/Data efficient moderate-rate sampling plus peak/time detection
- **Final architecture selected after detailed detector-CMOS co-simulations**
- Frame rate capability > 1.25 MHz
- ~ 12-14 months design (first prototype)
- Will advance state-of-the-art in ASICs for MPGDs

## Fast-track option: VMM3S

- Improved gain/rate capability, peak detect only
- ~ 5-6 months design total


# Backup Slides

# 6-Bit Direct Output in VMM3S




- ADC conversion time ~ 35ns
- Dead time per event ~ 60ns (~30% improvement vs VMM3a)
- D5-D0 shifted at 320MHz DDR in SLVS
- Estimated power increase ~500μW/channel

# Programmable peaking time









→ Detailed detector-CMOS co-simulations will determine available peaktime selection

# Actual Transistor-Level CMOS Simulation with Transient Noise



# Peak Detection for Streaming: Noise



The timing follows the peak: this peak-sampling technique **does not add noise!**